IC 74155 PDF

Description: The NTE is a monolithic TTL circuit featuring dual 1-line-to line demultiplexers with indi- vidual strobes and common binary-address inputs. DUAL 2-line TO 4-line Decoders/demultiplexers. Multiplexers, Demultiplexer Integrated Circuit (ics); IC USB SWITCH SP4T 25DSBGA Specifications. , Dual 2/4 Demultiplexer, 74 Standard TTL Series. Futurlec Part Number, Department, Integrated Circuits. Category, 74 Series.

Author: Kajizuru Grole
Country: Argentina
Language: English (Spanish)
Genre: Career
Published (Last): 19 April 2018
Pages: 91
PDF File Size: 16.73 Mb
ePub File Size: 14.44 Mb
ISBN: 501-2-92146-516-4
Downloads: 41070
Price: Free* [*Free Regsitration Required]
Uploader: Tetaxe

That said, I say it’s easier if I just mention the functions used: I had some problems pasting images in the CA Lab during the first few classes. I haven’t performed this on my own yet, but assume my theory here is right.

CA LAB – Mad Monkey Science

Your circuit will not simulate properly. Caution 4 This, not so important. The only thing that continues to confuse me is the truth table. EA ‘ should be supplied 0. I understand it from the IC. When you place the various components Gates, ICs, etc onto the page.

Here, it’s G or G Dash. Only Screenshots I could manage. And Full Screen Screenshots: So, I’ll just mention a few mistakes I made which I hope I won’t make again. Trust me, it helps. These control the duration of the high and low cycles of the clock.


We are using a Trial Version of OrCad. Hence, I don’t use this type anymore. A, B is same. P-5 Decoders posted Nov 4,2: When there are many clock inputs required, inorder to see my output clearly.

Basically, inverting all the values. Make sure your connecting wires are If you take them from elsewhere, a green circle is seen next to each gate. Both are set equal at 0. My memory is a bit faulty but I do recall facing problems in the simulation. I’ve classified them in the ways I’ve used them. Once you’ve got the truth table and the IC Number of the 4: My memory uc a bit faulty but I do recall facing problems in the simulation if the above is not properly specified.

I’ve explained it here. We’ve done 744155 countless times in so many different ways. In 7415 to distinguish between the various input clock signals, I initially used delay instead of changing the ontime and offtime.

Let the picture do the talking. But something I’ve repeatedly faced.

74155 – 74155 Dual 2/4 Demultiplexer

Tri State Buffer Bus. When using AND gates to make a decoder, the oc table is as follows: I understand that it acts as an enable. However, the interior of the IC is designed as follows: Changing the Delay In order to distinguish between the various input clock signals, I initially used delay instead of changing the ontime and offtime. Use the clock as M to control whether it adds or not. How do I tell what value the enable wants?


– Dual 2/4 Demultiplexer

See it as a sign of doom. Often the wires seem like they are connected, but they’re not. Move the gate or component around and if the wires move with it, It’s connected. Note the last, C0 is the select input m or Input Carry.

So, instructions to start a project are unfortunately not aided with screenshots. Without pictures, I really don’t see the point in explaining how to create a project. This may not be the conventional method, but it works for me. This causes the truth table to be as given below. Take a good look at the circuit: P-2 Shifter posted Nov 4,2: C is the data.